View MM74HCT541_290023.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MM74HCT540 * MM74HCT541 Inverting Octal 3-STATE Buffer * Octal 3-STATE Buffer
February 1984 Revised February 1999
MM74HCT540 * MM74HCT541 Inverting Octal 3-STATE Buffer * Octal 3-STATE Buffer
General Description
The MM74HCT540 and MM74HCT541 3-STATE buffers utilize advanced silicon-gate CMOS technology and are general purpose high speed inverting and non-inverting buffers. They possess high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits achieve speeds comparable to low power Schottky devices, while retaining the low power consumption of CMOS. Both devices are TTL input compatible and have a fanout of 15 LS-TTL equivalent inputs. MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs. The MM74HCT540 is an inverting buffer and the MM74HCT541 is a non-inverting buffer. The 3-STATE control gate operates as a two-input NOR such that if either G1 or G2 are HIGH, all eight outputs are in the high-impedance state. In order to enhance PC board layout, the MM74HCT540 and MM74HCT541 offers a pinout having inputs and outputs on opposite sides of the package. All inputs are protected from damage due to static discharge by diodes to VCC and ground.
Features
s TTL input compatible s Typical propagation delay: 12 ns s 3-STATE outputs for connection to system buses s Low quiescent current: 80 A s Output current: 6 mA (min.)
Ordering Code:
Order Number MM74HCT540WM MM74HCT540SJ MM74HCT540MTC MM74HCT540N MM74HCT541WM MM74HCT541SJ MM74HCT541MTC MM74HCT541N Package Number M20B M20D MTC20 N20A M20B M20D MTC20 N20A Package Description 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Connection Diagrams
Pin Assignments for DIP, SOIC, SOP and TSSOP
Top View MM74HCT540
Top View MM74HCT541
(c) 1999 Fairchild Semiconductor Corporation
DS006040.prf
www.fairchildsemi.com
MM74HCT540 * MM74HCT541
Absolute Maximum Ratings(Note 1)
(Note 2) Supply Voltage (VCC) DC Input Voltage (VIN) DC Output Voltage (VOUT) Clamp Diode Current (IIK, IOK) DC Output Current, per pin (IOUT) DC VCC or GND Current, per pin (ICC ) Storage Temperature Range (TSTG) Power Dissipation (PD) (Note 3) S.O. Package only Lead Temperature (TL) (Soldering 10 seconds) 260C 600 mW 500 mW -0.5 to +7.0V -1.5 to VCC +1.5V -0.5 to VCC +0.5V 20 mA 35 mA 70 mA -65C to +150C
Recommended Operating Conditions
Min Supply Voltage (VCC) DC Input or Output Voltage (VIN, VOUT) Operating Temperature Range (TA) Input Rise or Fall Times (tr, tf) 500 ns
Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur. Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating -- plastic "N" package: - 12 mW/C from 65C to 85C.
Max 5.5 VCC +85
Units V V C
4.5 0 -40
DC Electrical Characteristics
VCC = 5V 10% (unless otherwise specified) Symbol VIH VIL VOH Parameter Minimum HIGH Level Input Voltage Maximum LOW Level Input Voltage Minimum HIGH Level Output Voltage VIN = VIH or VIL |IOUT| = 20 A |IOUT| = 6.0 mA, VCC = 4.5V |IOUT| = 7.2 mA, VCC = 5.5V VOL Maximum LOW Level Voltage VIN = VIH or VIL |IOUT| = 20 A |IOUT| = 6.0 mA, VCC = 4.5V |IOUT| = 7.2 mA, VCC = 5.5V IIN IOZ Maximum Input Current Maximum 3-STATE Output Leakage Current ICC Maximum Quiescent Supply Current VIN = VCC or GND IOUT = 0 A VIN = 2.4V or 0.5V (Note 4)
Note 4: Measured per input. All other inputs at VCC or GND.
Conditions
TA = 25C Typ 2.0 0.8
TA = -40 to 85C TA = -55 to 125C Guaranteed Limits 2.0 0.8 2.0 0.8
Units V V
VCC 4.2 5.2 0 0.2 0.2
VCC- 0.1 3.98 4.98 0.1 0.26 0.26 0.1 0.5
VCC- 0.1 3.84 4.84 0.1 0.33 0.33 1.0 5.0
VCC- 0.1 3.7 4.7 0.1 0.4 0.4 1.0 10
V V V V V V A A
VIN = VCC or GND VOUT = VCC or GND G = VIH
8.0 0.6 1.0
80 1.3
160 1.5
A mA
www.fairchildsemi.com
2
MM74HCT540 * MM74HCT541
AC Electrical Characteristics
MM74HCT540: VCC = 5.0V, tr = tf = 6 ns, TA = 25C, (unless otherwise specified) Symbol tPHL, tPLH tPZL, tPZH tPLZ, tPHZ Parameter Maximum Output Propagation Delay Maximum Output Enable Time Maximum Output Disable Time CL = 45 pF RL = 1 k CL = 5 pF RL = 1 k 13 25 ns 14 28 ns CL = 45 pF Conditions Typ 12 Guaranteed Limits 18 Units ns
AC Electrical Characteristics
MM74HCT540: VCC = 5.0V 10%, tr = tf = 6 ns (unless otherwise specified) Symbol Parameter Conditions CL = 50 pF CL = 150 pF RL = 1 k RL = 1 k CL = 50 pF CL = 50 pF 6 5 15 (per output) G = VCC G = GND 12 50 12 10 20 15 10 20 18 10 20 ns pF pF pF pF CL = 50 pF CL = 150 pF TA = 25C Typ 12 22 15 20 15 20 30 30 40 30 TA = -40 to 85C TA = -55 to 125C Guaranteed Limits 25 38 38 50 38 30 45 45 60 45 Units ns ns ns ns ns
tPHL, tPLH Maximum Output Propagation Delay tPZH, tPZL Maximum Output Enable Time tPHZ, tPLZ Maximum Output Disable Time tTHL, tTLH Maximum Output Rise and Fall Time CIN COUT CPD Maximum Input Capacitance Maximum Output Capacitance Power Dissipation Capacitance (Note 5)
Note 5: CPD determines the no load dynamic power consumption, PD = CPD VCC2 f + ICC VCC,and the no load dynamic current consumption, IS = CPD VCC f + ICC.
3
www.fairchildsemi.com
MM74HCT540 * MM74HCT541
AC Electrical Characteristics
MM74HCT541: VCC = 5.0V, tr = tf = 6 ns, TA = 25C, (unless otherwise specified) Symbol tPHL, tPLH tPZL, tPZH tPLZ, tPHZ Parameter Maximum Output Propagation Delay Maximum Output Enable Time Maximum Output Disable Time CL = 45 pF RL = 1 k CL = 5 pF RL = 1 k 15 25 ns 17 28 ns CL = 45 pF Conditions Typ 13 Guaranteed Limits 20 Units ns
AC Electrical Characteristics
MM74HCT541: VCC = 5.0V 10%, tr = tf = 6 ns (unless otherwise specified) Symbol Parameter Conditions CL = 50 pF CL = 150 pF RL = 1 k RL = 1 k CL = 50 pF CL= 5 0 pF 6 5 15 (per output) G = VCC G = GND 12 45 12 10 20 15 10 20 18 10 20 ns pF pF pF pF CL = 50 pF CL = 150 pF TA = 25C Typ tPHL, tPLH Maximum Output Propagation Delay tPZH, tPZL Maximum Output Enable Time tPHZ, tPLZ Maximum Output Disable Time tTHL, tTLH Maximum Output Rise and Fall Time CIN COUT CPD Maximum Input Capacitance Maximum Output Capacitance Power Dissipation Capacitance (Note 6) 14 17 17 22 17 23 33 30 40 30 TA = -40 to 85C TA = -55 to 125C Guaranteed Limits 29 42 38 50 38 34 49 45 60 45 ns ns ns ns ns Units
Note 6: CPD determines the no load dynamic power consumption, PD = C PD VCC2 f + ICC VCC,and the no load dynamic current consumption, IS = CPD V CC f + ICC.
www.fairchildsemi.com
4
MM74HCT540 * MM74HCT541
Physical Dimensions inches (millimeters) unless otherwise noted
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D 5 www.fairchildsemi.com
MM74HCT540 * MM74HCT541
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20
www.fairchildsemi.com
6
MM74HCT540 * MM74HCT541 Inverting Octal 3-STATE Buffer * Octal 3-STATE Buffer
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A
LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 2. A critical component in any component of a life support 1. Life support devices or systems are devices or systems device or system whose failure to perform can be reawhich, (a) are intended for surgical implant into the sonably expected to cause the failure of the life support body, or (b) support or sustain life, and (c) whose failure device or system, or to affect its safety or effectiveness. to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the www.fairchildsemi.com user.
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

▲Up To Search▲

Price & Availability of MM74HCT541

	To Download MM74HCT541 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .